ABSTRACT

In this paper we present an efficient VLSI architecture focusing on M-channel multirate filter banks using the lifting scheme. Since the M-channel lifting factorization results in a signal flow graph with an irregular structure, the architecture must have a high degree of flexibility to allow the implementation of basically different lifting factorizations. The proposed architecture is convenient to realize arbitrary lifting factorizations.

1. INTRODUCTION

Due to the reduction of computational complexity, the lifting scheme [1], [2] enables an efficient realization of multirate filter banks used in applications like signal analysis and image compression. Many 2-channel lifting based VLSI architectures have been proposed [3], [4], [5]. Although the 2-channel decomposition has been largely investigated in the recent years, the M-channel decomposition [6] has been neglected up to now. Hence, there are no concepts on VLSI architectures for M-channel lifting factorizations available.

We present a VLSI architecture that is convenient for irregular signal flow graphs (SFGs), resulting from M-channel lifting factorizations. Due to the fact, that the lifting factorization is not a unique process and there exist different factorization strategies, the structure of the resulting SFGs may change, which has to be taken into account by the concept of the architecture. Moreover, our architecture has the ability to adjust the trade-off between resource utilization and maximum data throughput, resulting in an adaptability for the real-time requirements of different DSP applications.

The paper is organized as follows. In Section 2 a brief introduction into the M-channel lifting factorization is given. Section 3 describes the concept of the proposed VLSI architecture and in section 4 we present results of the FPGA implementation of the proposed architecture. A summary is given in section 5.

2. M-CHANNEL LIFTING FACTORIZATION

M-channel multirate filter banks for signal analysis are typically represented by M different filters \( H_0(z) \) to \( H_{M-1}(z) \) as shown in figure 1(a). Lifting factorization is based on the representation of this filter bank in its polyphase structure as shown in figure 1(b) using the polyphase matrix of equation 1.

\[
H_p(z) = \begin{pmatrix}
H_{0,0}(z) & H_{0,1}(z) & \cdots & H_{0,M-1}(z) \\
H_{1,0}(z) & H_{1,1}(z) & \cdots & H_{1,M-1}(z) \\
\vdots & \vdots & \ddots & \vdots \\
H_{M-1,0}(z) & H_{M-1,1}(z) & \cdots & H_{M-1,M-1}(z)
\end{pmatrix}
\]

(1)

The basic idea of the lifting scheme is to factor the polyphase matrix into simpler upper and lower triangular matrices which are referred to as lifting steps. A M-channel lifting step from channel \( j \) to \( i \) is defined by a lifting operator \( \Lambda_{i,j}[\lambda(z)] \):

\[
\Lambda_{i,j}[\lambda(z)] = I + \lambda(z) \cdot e_i \cdot e_j^T,
\]

(2)

where \( I \) is the \( M \times M \) identity matrix, \( e_i \) denotes the \( i \)-th \( M \times 1 \) unit vector with \( i, j \in \{0, 1, \cdots, M - 1\} \) and \( i \neq j \); \( \lambda(z) \) denotes the corresponding FIR lifting polynomial. Figure 2 shows two kinds of SFGs resulting from a
lifting step. The lifting scheme can be obtained by a repeated extraction of lifting steps \( m, n \in \mathbb{N} \) from the polyphase matrix, until the polyphase matrix has reduced to a diagonal matrix containing delay elements on its diagonal. This factorized representation of the polyphase matrix may have the advantages that it requires less arithmetic operations and less delay elements to complete the calculation.

Next it will be explained how to extract lifting steps from a polyphase matrix. In order to clarify this iterative process, we use bracketed superscripts in polynomials and matrices as iteration counters. The extraction of a lifting step requires a polynomial division of two elements, selected either from a row or a column of the polyphase matrix \( H_p^{(m)}(z) \). Since different approaches are known to select these two elements, there exist principally different ways to extract lifting steps. The basic procedure is given as follows.

Choosing the element \( H_{k,j}^{(m)}(z) \) as dividend and the element \( H_{k,i}^{(m)}(z) \) as divisor for the polynomial division, gives result \( \lambda^{(m+1)}(z) \) and remainder \( H_{k,j}^{(m+1)}(z) \) of polynomial division as denoted in equation 3.

\[
\frac{H_{k,j}^{(m)}(z)}{H_{k,i}^{(m)}(z)} = \lambda^{(m+1)}(z) + \frac{H_{k,j}^{(m+1)}(z)}{H_{k,i}^{(m+1)}(z)}
\]

After determination of the result \( \lambda^{(m+1)}(z) \) and the remainder \( H_{k,j}^{(m+1)}(z) \) the remainders \( H_{r,j}^{(m+1)}(z) \) of the remaining rows \( r \) whereas \( r \in \{0, 1, \ldots, M-1\} \setminus \{k\} \) have to be reformulated in a manner as mentioned in 3. Since \( \lambda^{(m+1)}(z) \) is already known the remainders \( H_{r,j}^{(m+1)}(z) \) can be obtained using equation 4.

\[
H_{r,j}^{(m+1)}(z) = H_{r,j}^{(m)}(z) - \lambda^{(m+1)}(z) \cdot H_{r,i}^{(m)}(z)
\]

Finally, the \( m \)-th lifting step \( V^{(m+1)}(z) \) can be determined by the lifting operator \( A_{i,j}[\lambda^{(m+1)}(z)] \) with the result of polynomial division \( \lambda^{(m+1)}(z) \) as shown in equation 5.

\[
V^{(m+1)}(z) = A_{i,j}[\lambda^{(m+1)}(z)],
\]

where \( i \) denotes the column index of the divisor and \( j \) is the column index of the dividend. Hence, the previous polyphase matrix \( H_p^{(m)}(z) \) can be expressed by the new polyphase matrix \( H_p^{(m+1)}(z) \) and the lifting step \( V^{(m+1)}(z) \) as shown in equation 6.

\[
H_p^{(m)}(z) = H_p^{(m+1)}(z) \cdot V^{(m+1)}(z)
\]

The described method can also be applied if divisor and dividend are selected from a column. In this case the \( n \)-th lifting step \( W^{(n+1)}(z) \) appears to the left hand side of the polyphase matrix as denoted in equation 7 and 8.

\[
W^{(n+1)}(z) = A_{i,j}[\lambda^{(n+1)}(z)]
\]

\[
H_p^{(n)}(z) = W^{(n+1)}(z) \cdot H_p^{(n+1)}(z),
\]

where \( j \) denotes the row index of the divisor and \( i \) is the row index of the dividend.

Equation 9 shows the factorized form of the original polyphase matrix \( H_p^{(0)}(z) \) with \( m \) right hand side and \( n \) left hand side triangular matrices using equation 6 and 8 respectively. \( H_p^{(n+m)}(z) \) is the remaining polyphase matrix after \( m + n \) lifting steps.

\[
H_p^{(0)}(z) = W^{(1)}(z) \cdot \ldots \cdot W^{(n)}(z) \cdot H_p^{(m+n)}(z)
\]

\[
\cdot V^{(m)}(z) \cdot \ldots \cdot V^{(1)}(z)
\]

In [6] it is shown that each M-channel filter bank with polyphase matrix \( H_p(z) \) with \( \text{det}(H_p(z)) = z^{-k}, k \in \mathbb{Z} \) can be decomposed whereas the remaining polyphase matrix reduces to a diagonal matrix containing only delay elements on its diagonal. Considering the computational complexity, it may be more efficient to keep a polyphase matrix in diagonal form with FIR polynomials on its diagonal as mentioned in equation 10.

\[
H_p^{(n+m)}(z) = \text{diag}\left( H_{0,0}^{(n+m)}(z), \ldots, H_{M-1,M-1}^{(n+m)}(z) \right)
\]

\( \text{diag} \) represents a \( M \times M \) diagonal matrix with the diagonal elements \( H_{i,i}^{(n+m)}(z) \) (with \( i \in \{0, 1, \ldots, M-1\} \), obtained as remainders from the factorization process. Each diagonal element can be represented by a SFG as shown in figure 3.
3. VLSI ARCHITECTURE

In this section we present a VLSI architecture that is suitable for M-channel multirate filter banks, which are decomposed in a manner as formulated in equation 9. The SFG of a specific lifting factorization can be obtained by cascading the SFGs of lifting steps (figure 2) and diagonal elements (figure 3) according to equation 9. Since the structure of this SFG is irregular and changes for different factorizations, the architecture has to be very flexible in order to realize arbitrary lifting factorizations.

3.1. Design Method

The concept of the proposed architecture is based on the partitioning of the SFG, followed by mapping the SFG partitions onto several so called Lifting Processing Elements (LPEs) as shown in figure 4. The LPEs are chained to form a one dimensional array, where each LPE is receiving partial results from its predecessor. Such kind of configuration can be considered as a coarse grained pipeline, where the number of pipeline stages equals the number of LPEs.

Since the amount of available LPEs is a variable parameter, the architecture features a scalability with respect to the maximum data throughput. By increasing the number of available LPEs, the arithmetic unit of one LPE has to process fewer operations of the whole SFG, which finally results in a higher data throughput.

The partitioning of a SFG requires to formulate the SFG as a sequence of so called LPE instructions. LPE instructions are considered as built-in instruction codes, which control the data paths. The finite state machine of a LPE is implicitly defined by looping through the instruction sequence of the LPE. A lifting step \( \Lambda_{i,j}[\lambda(z)] \) containing a polynomial \( \lambda(z) \) with \( n \in \mathbb{N} \) coefficients can be realized by \( n \) LPE instructions. For this purpose the lifting step \( \Lambda_{i,j}[\lambda(z)] \) has to be decomposed into \( n \) lifting steps with only one polynomial coefficient, since each LPE instruction can process a single coefficient. Equation 11 shows this decomposition step.

\[
\Lambda_{i,j}[\lambda(z)] = \prod_{k=0}^{n} \Lambda_{i,j}[c_k \cdot z^{-k}], \text{ with } \lambda(z) = \sum_{k=0}^{n} c_k \cdot z^{-k} \quad (11)
\]

Using this design technique enables the flexibility to adapt a LPE to its mapped SFG partition. With consideration of the SFGs data dependencies, the set of all LPE instructions is distributed among all LPEs, whereas each LPE processes the same number of LPE instructions. If the total number of LPE instructions is an integer multiple of the number of available LPEs, the architecture performs an optimal resource utilization, since all arithmetic units of the data path are busy in each clock cycle.

3.2. LPE Design

A LPE basically consists of one multiplier, one adder, a variable amount of registers and a memory for LPE instructions [7]. Figure 5 shows the architecture of a LPE, whose elements are briefly discussed below.

![Fig. 4. Mapping of a SFG obtained by a factorized 3-channel filter bank onto a LPE array consisting of 3 LPEs](image)

![Fig. 5. Basic architecture of a LPE](image)
needed within the particular LPE. They are used to realize delay elements of lifting steps. The actual length of the shift register banks $L_{C,i}$ and $L_{L,k}$ and the total number of local shift register banks $N$ in each LPE is adapted to its corresponding SFG partition.

As already mentioned, the sequential behaviour of a LPE is defined by a sequence of LPE instructions, which are stored in the instruction memory. The instruction code for each LPE instruction is mainly formed by an opcode $opc$, several register addresses and a constant $c$ embedding a polynomial coefficient. The five distinct types of LPE instructions as denoted in table 1, whereas $b$ refers any channel register and $a$ refers any channel or local register. The instruction $MON$ refers a coefficient multiplication and $MAC$ performs a coefficient multiplication followed by an addition. $MAC_SFT$ and $MUL_SFT$ are extended versions of $MAC$ and $MUL$, which concurrently shift a partial results from a channel register into a local shift register bank. Lifting steps are realized by $MAC$ and $MAC_SFT$ instructions. $MUL$ and $MUL_SFT$ are used for implementing polynomials of the residual polyphase matrix. $NOP$ instructions have to be used inserted into the instruction sequence of a LPE, if the number of allocated LPEs does not divide the total number of LPE instructions.

<table>
<thead>
<tr>
<th>$opc$</th>
<th>Arithmetic Operation</th>
<th>Parallel Shift Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>$MAC$</td>
<td>$b \leftarrow b + a \cdot c$</td>
<td>NO</td>
</tr>
<tr>
<td>$MUL$</td>
<td>$b \leftarrow a \cdot c$</td>
<td>NO</td>
</tr>
<tr>
<td>$MAC_SFT$</td>
<td>$b \leftarrow b + a \cdot c$</td>
<td>YES</td>
</tr>
<tr>
<td>$MUL_SFT$</td>
<td>$b \leftarrow a \cdot c$</td>
<td>YES</td>
</tr>
<tr>
<td>$NOP$</td>
<td>—</td>
<td>NO</td>
</tr>
</tbody>
</table>

Table 1. LPE instructions

4. RESULTS

To demonstrate the efficiency and flexibility of our architecture, we present some results about the FPGA implementation of a lifting factorization, resulting from a 3-channel multirate filter bank [6]. Due to the lifting factorization, the computational complexity reduced from 24 to 14 multiplications compared to a non-factorized filter bank. The filter bank was implemented on a Xilinx Virtex II FPGA with a 18 bit data path for coefficients and intermediate results. Table 2 summarizes the results. We have realized the lifting factorization with different number of LPEs to show the adaptability respecting the maximum data throughput of our architecture. The data throughput shown in table 2 concerns the sum of all three channels.

<table>
<thead>
<tr>
<th># LPE</th>
<th># Register</th>
<th>Total Area / # GE</th>
<th>Throughput / MSPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
<td>8231</td>
<td>18.2</td>
</tr>
<tr>
<td>2</td>
<td>13</td>
<td>13371</td>
<td>38.8</td>
</tr>
<tr>
<td>3</td>
<td>16</td>
<td>18215</td>
<td>53.7</td>
</tr>
<tr>
<td>4</td>
<td>19</td>
<td>22953</td>
<td>69.6</td>
</tr>
<tr>
<td>5</td>
<td>22</td>
<td>27681</td>
<td>96.5</td>
</tr>
<tr>
<td>7</td>
<td>28</td>
<td>37238</td>
<td>146.1</td>
</tr>
</tbody>
</table>

Table 2. Results of 3-channel filter bank architectures

5. CONCLUSION

We have presented a VLSI architecture based on lifting factorizations for M-channel multirate filter banks. The architecture is capable to implement arbitrary lifting factorizations on a variable amount of arithmetic resources. Moreover, we have presented results about the implementation of the proposed architecture on a Xilinx Virtex II FPGA.

6. REFERENCES